




# ATtiny Custom CPU

Greg Birge


# What is an ATtiny?



# What is an ATtiny?



# ATTINY SEQUENCER POCKET




[https://www.youtube.com/watch?v=M4ogB8NUQPQ&feature=emb\\_logo](https://www.youtube.com/watch?v=M4ogB8NUQPQ&feature=emb_logo)

## Project Scope

- Focusing on primary operation with registers and ALU
- Implement Write back and communication with basic I/O over Data-bus
- Ignore VHDL Clock division by using External Clock input


# Project Scope

Figure 4-1. Block Diagram of the AVR Architecture



# Project Scope

Figure 4-1. Block Diagram of the AVR Architecture



# Instruction Set


Instruction Set	Operation	Description	5-bit OP-Code	Field1	Field2	Field3
NOP	No Operation	nothing	"0000"	Null	Null	Null
OR	$R_{Dn} \leftarrow R_{Sn} \mid R_{Dn}$	OR source & destination registers	"0001"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
ORI	$R_{Dn} \leftarrow R_{Sn} \mid \text{Data}(8)$	OR source and 8-bit value	"0010"	"000000000" + Data(8)	Null	$R_{Dn}(5)$
AND	$R_{Dn} \leftarrow R_{Sn} * R_{Dn}$	AND source & destination registers	"0011"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
ANDI	$R_{Dn} \leftarrow R_{Dn} \&\& \text{Data}8$	And register with Immediate value	"0100"	"000000000" + Data(8)	"00000"	$R_{Dn}(5)$
SUB	$R_{Dn} \leftarrow R_{Sn} - R_{Dn}$	Subtract Source with Dest., store in dest.	"0101"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
SUBC	$R_{Dn} \leftarrow R_{Sn} - R_{Dn} \sim C_i$	Subtract Source with Dest. & carry bit, store in dest.	"0110"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
ADD	$R_{Dn} \leftarrow R_{Sn} + R_{Dn}$	Add registers together, storing result in destination	"0111"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
ADDC	$R_{Dn} \leftarrow R_{Sn} + R_{Dn} + C_i$	Add registers together with carry bit, storing result in destination register	"1000"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
SRA	$R_{Dn} \leftarrow R_{Dn} \gg \text{Shift left amt.}$	Shift register right, maintaining signed bit (if MSB is 1, fill left side with 1's after shifting)	"1001"	"000000000" + Shift Amt.	"00000"	$R_{Dn}(5)$
ASR	$R_{Dn} \leftarrow R_{Dn} \ll \text{Shift right amt.}$	Shifts a register left, zeroes are shifted in	"1010"	"000000000" + Shift Amt.	"00000"	$R_{Dn}(5)$
LDI	$\text{Data}8 \rightarrow R_n$	Load register (Rn) with given data	"1011"	"000000000" + Data(8)	"00000"	$R_n(5)$
MOV	$R_{Sn} \rightarrow R_{Dn}$	Copy 8bit data between registers	"01100"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
XOR	$R_{Dn} \leftarrow R_{Sn} \text{ xor } R_{Dn}$	xors two registers	"01101"	"0000000000000000"	$R_{Sn}(5)$	$R_{Dn}(5)$
BREQ *	$RO \leftarrow R_{Sn} == R_{Dn}$	branch if two registers are equal	"01110"	"000000000000000" + $RO(5)$	$R_{Sn}(5)$	$R_{Dn}(5)$
BRNE *	$RO \leftarrow R_{Sn} != R_{Dn}$	Branch if Not equal	"01111"	"000000000000000" + $RO(5)$	$R_{Sn}(5)$	$R_{Dn}(5)$
ADIW *	$R_{Dn} \leftarrow R_{Sn} + \text{Data}16$	ADD 16 bit word to two registers	"10000"		$\text{Data}(16)$	$R_{Dn}(5)$
SBIW *	$R_{Dn} \leftarrow R_{Sn} - \text{Data}16$	SUB 16 bit word from two registers	"10001"		$\text{Data}(16)$	$R_{Dn}(5)$



# Instruction Timing

Figure 4-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation u two register operands is executed, and the result is stored back to the destination register.

**Figure 4-5.** Single Cycle ALU Operation



# Pipelining

**Figure 4-4.** The Parallel Instruction Fetches and Instruction Executions




Figure 4-4 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.



## Next Steps

- Finish Coding
- Testing
- Implement Rudimentary I/O
- Pipelining or two cycle instructions
  - Decision for future Greg



## Sources pt. 2

- <https://makezine.com/projects/miniature-beeping-circuit-prank/>
- <https://www.instructables.com/id/Attiny-Pocket-Sequencer/>
- <https://www.instructables.com/id/Creating-a-charlieplexed-LED-grid-to-run-on-ATTiny/>
- <https://www.instructables.com/id/Attiny-Canbot/>
- <https://www.instructables.com/id/ATTiny-EMF-Detector/>
- [https://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-2586-AVR-8-bit-Microcontroller-ATTiny25-ATTiny45-ATTiny85\\_Datasheet.pdf](https://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-2586-AVR-8-bit-Microcontroller-ATTiny25-ATTiny45-ATTiny85_Datasheet.pdf)



# Questions

Please no.